

Q1 a)

### Application specific processors

- AS processors are processors with architecture and instruction set optimized to specific domain / application requirements like N/W processing, automotive, telecom, digital signal processing, control applicts etc.
- It is needed when general purpose processor are unable to meet increasing app. needs.

usecase - Washing Machine

Actuators → Motorised Agitator, tumble tub, Water drawing pump, inlet valve to control flow of water into the unit.


Sensors → Water temperature sensor, level sens.

Control → Microcontroller based board with interfaces to sensors & actuators. Sensor data is fed back to control unit and CU generates necessary actuator operations.

CU also provides connectivity to user interface like keypad for setting the washing time, selecting type of fabric to be washed and other modes.

User feedback is reflected through the display unit & LEDs connected to the control board.

System operation of washing m/c.



1. user selects a wash pgm on selector dial.
2. user presses start button
3. door lock is engaged.
4. water valve is opened to allow water into wash drum.
5. If wash pgm involves detergent ~ detergent hatch is opened. After release, it's closed.
6. When full water level is sensed, the water valve is closed.
7. If pgm involves hot water, water heater is turned on.
8. When water reaches rep. temp, heater switched off.
9. washer motor is turned on to rotate the drum. The motor then goes through a series of movements (at various speeds) to wash the clothes. (precise set of movements depends on wash pgms)
10. At end of wash cycle, motor is stopped.
11. Pump is switched on to drain the drum.
12. Wash drum is empty, pump switched off.
13. door lock released.
14. during opn, various LEDs are used to indicate what stage is in its wash cycle.

This can be represented by one of the state models of computation

Q1b)

## Hardware software codesign

→ Increasing competition in market and reduced time to market lead to a novel approach for embedded system design in which h/w & s/w are codveloped instead of independently developing both in the traditional approach.

### steps

1. product requirements captures from customer
2. requirements converted to system level needs
3. sys. level processing requirements transferred to function which can be tested against performance & functionality
4. Architecture design.
  - sys. level processing requirements partitions in h/w or s/w based on h/w - s/w tradeoffs.

### Issues in h/w - s/w codesign

#### 1. Selecting the model:

The model requirement may change with each phase of development which might require switching b/w variety of models.

#### 2. Selecting the architecture:

how to implement a system in terms of number and types of different components and interconnection among them.

commonly used architectures in sys. design

Affich specific purpose	Controller architecture.
general purpose	Complex instruction set computing architecture (CISC) Reduces " "
parallel processing	Very long instruction word computing (VLIW). SIMD MIMD etc.

#### 3. Selecting the language:

- A PL captures a computation model & maps it into an architecture.
- It can be procedural, object oriented etc
- A model can be captured using multiple languages or a single language concatenating models → no hard & fast rule to specify which language to be used for a model.
- e.g. C, C++, C#, Java, VHDL, Verilog, ...


#### 4. Partitioning System requirements into s/w & h/w

- From implementation perspective, its possible to implement sys. requirement in either h/w or s/w (firmware). Its tough to figure which one to opt for due to several s/w - h/w tradeoffs like high performance of h/w vs high reconfiguration of s/w.

## Q 2 a) External ROM interfacing to 8051 as data memory

8051 has  
 $2^{16} = 128\text{ K bytes}$   
 of byte addressable  
 address space


74LS373  
 controls an array  
 of D flip-flops  
 clocked by ALE.



(8 bit)


- Databus & lower byte of control bus (16 bit) are multiplexed using Address Latch enable ALE signal.
- $\text{ALE} = 0 \sim \text{PO}_0$  is used for data path.  
 $\text{ALE} = 1 \sim \text{PO}_0$  is used for control path.  
 74LS373 chip latches the address as ALE goes 0 & provides it to A0-A7 while ADD to AD7 is specialised as data bus now.
- All A13 to A15 are ANDed to achieve chip enable signal (CE).
- Control signal RD (read) when enabled, the chip outputs data at address (A0 to A12) to (D0 to D7) due to output enable (OE).

## b) External ROM interfacing to 8051 as program memory



- PSEN (Program store enable) signal is an o/p 8 bit signal in 8051 which is connected to OE (Output enable) pin of ROM chip.
- When EA pin is connected to GND (Ground), 8051 fetches opcode from external ROM using PSEN instead of on-chip ROM.

c) Extend ROM interfacing to 8051 as both data memory and program memory.



- To allow a single ROM chip to provide both code & data space, we use an AND gate to connect the OE pin of ROM chip.  
eg. 0000 - 7FFFH can be allocated to form code  
8000 - FFFFH can be used for data.
- When RD or PSEN is asserted it means 8051 wants to access data or code at address provided on A0 to A15. Hence  $\overline{RD} \cdot \overline{PSEN}$  is connected to output enable of ROM.

Q 2 b) Mechanism in 8052 to resolve collision between upper memory & SFRs.

1. To address upper memory from 80 - FFH, only indirect addressing mode is used which uses R0 & R1 registers as pointers with values of 80H or higher.

eg.  $\text{MOV} @R0, A$   
 $\text{MOV} @R1, A$

2. The same address space 80 - FFH is assigned to SFRs, which can be accessed only using direct addressing mode.

eg.  $\text{MOV} \underline{\text{P1}}, \#55H$   
 $\equiv P1$ .

3. The addressing mode resolves the conflict of same memory address space assigned to both upper RAM & SFRs in 8052.

A program to copy a message from on-chip ROM to upper memory & also showing each copied byte to P2.

```
ORG 0000H
MOV DPTR, #MESSAGE .           // to access upper memory
MOV R1, #80H .
HERE: CLR A .
      MOVC A, @A+DPTR          // copy code from ROM to acc
      MOV @R1, A .              // place it in upper memory
      MOV P2, A .               // Also write a copy to P2 .
      JZ EXIT .                 // exit if its the last byte
      INC DPTR .                // increment ptr of message .
      INC R1 .                  // increment ptr R1 in upper mem
      SJMP HERE .               // repeat until last byte of
                                // message (which is 80)
EXIT: SJMP $ .                  // stay here when finished .

ORG 300H .
MESSAGE: DB "YASH VINAY VANSHI", 0
END
```

Q 3 a)

Approach:

convert Binary (Hexadecimal) Number to decimal no. and then convert decimal number to its ASCII value.

RAM-ADDR EQU 40H  
ASCII-RES EQU 50H  
CNT EQU 3

} Aliases.

ORG 0  
ACALL BIN-TO-DEC  
ACALL DEC-TO-ASCII  
SJMP \$.

BIN-TO-DEC : MOV R0, # RAM-ADDR

(converting binary (HEX)  
to decimal 00-FF to  
000-255)

MOV A, P1  
MOV B, #10.  
DIV AB  
MOV @R0, B  
INC R0  
MOV B, #10  
DIV AB.  
MOV @R0, B  
INC R0  
MOV @R0, A  
RET.

// main func  
// call bin-to-dec conversion  
// call dec-to-ascii conversion

// save decimal digits in  
these 3 RAM locations

// read data from Port 1.  
// B = (10)<sub>D</sub> or (0A)<sub>H</sub>.  
// divide A by B ie 10.  
// save ones digit in 40H  
// increment pte  
// B = (10)<sub>D</sub> or (0A)<sub>H</sub>.  
// divide A by B ie 10.  
// save tens digit in 41H.  
// increment pointer  
// Save hundreds digit in  
// return to main

// addr of decimal No.  
// addr of ASCII No.

// Max. no. of decimal digits  
in 8 bit binary no = 3. (0 to

9)  
// get decimal no. digit  
// OR it with 30H to get ASCII  
// of decimal digit  
// save it  
// next digit of decimal no  
// next digit of ASCII equivalent  
// repeat until MSD of decimal  
no. is converted to ASCII  
equivalent

DEC-TO-ASCII : MOV R0, # RAM-ADDR.

MOV R1, # ASCII-RES  
MOV R2, # 3

BACK : MOV A, @R0  
ORL A, #30H.  
MOV @R1, A  
INC R0  
INC R1  
DJNZ R2, BACK.  
RET.

END.

Illustration

$$(10101010)_B$$

$$(A8)_H \text{ or } (170)_D.$$

Integer Arithmetic  
i.e. floor.

$$170/10 = 17, \quad 170 \% 10 = 0$$

$$17/10 = 1, \quad 17 \% 10 = 7$$

40H	0
41H	7
42H	1

50H	48
51H	55
52H	49

ASCII digits  
in RAM.

OR 30H  
on each digit

extracts decimal digits in RAM

Q3 b)

```

MOV A, #0FFH.
MOV P1, A
MOV R0, #40H.
MOV R1, #0AH
HERE: MOV A, P1
      MOV @R0, A
      INC R0
      ACALL DELAY
      DJNZ R1, HERE

```

```

SETB PSW.3
MOV R0, #40H.
CLR PSW.3
MOV R0, #90H
MOV R1, #0H.

```

```

HERE: SETB PSW.3.
      MOV A, @R0
      CJNE A, #75, NEXT.
      MOV P2, A
INC R0
      SJMP HERE.

```

```

NEXT: JNC NEXT1.
      CLR PSW.3
      MOV @R0, A.
      INC R0.
      SJMP HERE.

```

```

NEXT1: CLR PSW.3
       MOV @R1, A
       INCR1.
       SJMP HERE

```

// Note P1 on i/p port by serially all  
is 1C FFH

// Addr. where i/p is to be stored

// counter init to 10.

// get input from port 1 into acc.

// move data from acc. to RAM.

// increment pointer

// Assuming Synchronous input  
take next input after delay  
caused by function DELAY.

// Do it 10 times.

// switch to bank 1

// R0 of bank 1 is pointer to i/p dots in MM

// switch to bank 0

// set R0 of bank 0 as ptr to locn 50H

// set R1 of bank 0 as ptr to locn 90H

// switch to bank 1

// set ptr to input

// jump if A ≠ 75 .

// send 75 to P2 (Def. out port)

// increment R0 ptr

// repeat instruction.

// if A ≠ 75

// switch to bank 0

// store number < 75 at R0 of bank 0

// increment R0

// repeat instruction


// if A > 75 switch to bank 0

// store number > 75 at R1 of bank 0


// increment R1

// repeat instruction.

Illustration:



Read inputs from P1  
store item starting from  
locn 90H in MM after  
DELAY in b/w each



Q4a) Timer's clock period

$$f = \frac{1}{12} \times 22\text{MHz} \approx 1.833\text{ MHz}$$

$$T = 1/1.833\text{MHz} \approx 0.546\text{ ms}$$

Timer initializn for 50 ms delay

$$\frac{50\text{ms}}{1.085\mu\text{s}} = 46083. \rightarrow \text{using Mode 1.}$$

$$65536 - 46083 = 19453 = (4BFD)_H.$$

Timer initializn for 40ms delay

$$\frac{40\text{ms}}{1.085\mu\text{s}} = 36866$$

$$65536 - 36866 = 28670 = (6FFE)_H.$$

Timer initializn for 15 ms.

$$\frac{15\text{ms}}{1.085\mu\text{s}} = 13825$$

$$65536 - 13825 = 51711 = (C9FF)_H.$$

MOV TMOD, #01H.

// timer 0 Mode 1 (16 bit).

CLR P1.5.

// waveform starts from low

HERE: MOV TL0, # FDH

] Initialise TL0, TH0 with values  
] requires for timer to create delay of 50ms

MOV TH0, # 4BH.

] on

ACALL DELAY

] off -

ACALL DELAY

] Initialise TL0, TH0 with values  
] requires for timer to create delay of 40ms

ACALL DELAY

] on

ACALL DELAY

] off -

HERE1: MOV R0, #04H.

// Initialise counter to 4.

MOV TL0, FFH

] Initialise TL0, TH0 with values  
] requires for timer to create delay of 15ms

MOV TH0, C9H

] on

ACALL DELAY

] off

ACALL DELAY

// repeat until counter of 4 exhausts  
// continue whole loop again.

DJNZ R0, HERE1

JMP HERE

DELAY : CPL P1.5

// invert P1.5.

SETB TFO

// start timer 0.

AGAIN : JNB TFO, AGAIN

// timer 0 runs

CLR TFO

CLR TFO.

RET.

Q4 b)

timer1				timer0			
GATE	C/T	M1	M0	GATE	C/T	M1	M0
0	0	0	0	0	1	0	1

TMOD register.

// counter0 mode1

```
MOV TMOD, # 00000101B // counter0 Mode1 .  
SETB P3.4. // Make TO input .  
  
AGAIN : MOV TH0, #00H  
        MOV TL0, #00H  
        SETB TR0.  
  
BACK :  MOV A, TL0  
        MOV P0, A  
        MOV A, TH0  
        MOV P1, A  
        JNB TF0, BACK  
        CLR TR0  
        CLR TF0.  
        SJMP AGAIN.  
  
] clear T0, TL0  
    // start counter0 .  
    // get copy of TL0  
    // (lower byte of current count)  
    // display on P0  
    // get copy of TH0  
    // (upper byte of current count)  
    // display on P1 .  
    // keep doing till TF=0  
    // stop counter0  
    // clear TF0 flag .  
    // go down the time loop  
    // to 0000H & start again .
```

Assuming XTAL = 22MHz which is very large than external pulse frequency of 1Hz, therefore the body of program will be executed safely within the next 1Hz pulse comes and therefore, the pulses will be counted correctly.

Q5 a) Assuming square wave is of 1 kHz, XTAL = 11.0592 MHz  
Assuming baud rate is 4800 bps.

$$f = 1 \text{ kHz} \rightarrow T = \frac{1}{1 \text{ kHz}} = 1 \text{ ms} \rightarrow \frac{T}{2} = \frac{1 \text{ ms}}{2} = 500 \text{ us}.$$

$$\# \text{cycles} = \frac{500 \text{ us}}{1.035} = 461 \approx 65536 - 461 = 65075 \\ = (\text{FE33})H$$

ORG 0000H

LJMP MAIN

ORG 00B8H

CPL P1.2 LJMP WAVE // jump to interrupt service routine  
for square wave.  
MOV TL0, #033H  
MOV TH0, #FEH  
RETI.

ORG 0003H

LJMP LED.

ORG 0023H

LJMP SERIAL

ORG 0030H

MAIN: MOV P2, #0FFH  
MOV TMOD, #21H  
MOV TH1, #0F5H  
MOV TL0, #033H  
MOV TH0, #0FEH

MOV SCON, #50H  
MOV IE, \$0010011B

SETB TR1.

SETB TR0

HERE: MOV A, P2

MOV SBUF, A

STJP HERE

ORG 100

LED : CLR P0.

MOV R0, #255

BACK: DJNZ R0 BACK

MOV P0, OFFH

RETI

SERIAL? JB TI NEXT

MOVA, SBUF

CLR RI

RETI

NEXT: CLR TI

RETI.

WAVE: CPL P1.2.

MOV TL0, #033H.

MOV TH0, #FEH

RETI

// jump to ISR for LED activity  
as given in question.

// jump to serial interrupt ISR.

// Make P1 input port

// timer 1 mode 2 (auto reload)  
// timer 0 mode 1 (for 89 use)  
// 4800 baud rate

] initialize TL0, TH0 for timer 0 use  
in generating 1 kHz square wave.

// 8 bit, 1 stop, ren enables

// enable serial port interrupt, timer 0 overflow  
interrupt, external interrupt 0.

// start timer 1

// start timer 0 to generate square wave

// take data from P2 into Acc.

// put data from acc to SBUF to start  
sending it serially

// continue sending serially.

// collect when INT0 activated: clear Port P0

// for delay

// extend R0

// restore P0 to high.

// if transfer complete.

// otherwise due to receive

// clear RI since CPU doesn't return from ISR

// if transfer complete, clear TI flag.

// return & enable interrupts of serial port

// mostly interrupts than this interrupt.

// generate next pulse of square wave.

] reinitialize TH0 & TL0 for timer 0

// for 1 kHz pulse's delay.

Q5 b)

ORG 0000H  
MOV TMOD, #22H // timer 0 & timer 1 both in Mod  
MOV SCON, #50H  
MOV TH1, #-3 // Set Band rate to 19200  
MOV TH0, #00H // to run for 256 times  
SETB TR1 // start timer 1  
MOV A, #00H // A = 00H  
CLR P1.2 // PL2 = 0  
BACK: SETB TRO // start timer 0  
AGAIN: JNB TFO, AGAIN // wait for timer 0 to complete or cyc  
CPLA // complement A  
CPL P1.2 // complement PL2 for 89. none gen  
MOV SBUF, A // transfer content of A to SBUF so that it can be transferred serially  
CLR TRO // stop timer 0  
CLR TFO // clear TFO flag  
HERE: JNB TI, HERE // wait until TI flag indicates complete transfer of SBUF  
CLR TI // clear TI  
SJMP BACK // continue