

Q1a)

Application specific processors

- AS processors are processors with architecture and instruction set optimized to specific domain / application requirements like n/w processing, automotive, telecom, digital signal processing, control applications etc.
- It is needed when general purpose processor are unable to meet increasing application needs.

usecase - Washing Machine

Actuators → Motorised Agitator, tumble tub, water drawing pump, inlet valve to control flow of water into the unit

Sensors → water temperature sensor, level sensor

Control → Microcontroller based board with interfaces to sensors & actuators. Sensor data is fed back to control unit and CU generates necessary actuators operations.

CU also provides connectivity to user interfaces like keypad for setting the washing time, selecting type of fabric to be washed and other modes.

User feedback is reflected through the display unit & LEDs connected to the control board.

system operation of washing m/c.

1. user selects a wash pgm on selector dial.
2. user presses start button
3. door lock is engaged.
4. water valve is opened to allow water into wash drum.
5. If wash pgm involves detergent ~ detergent hatch is opened. After release, it's closed.
6. When full water level is sensed, the water valve is closed.
7. If pgm involves hot water, water heater is turned on.
8. When water reaches req. temp, heater switched off.
9. Washer motor is turned on to rotate the drum. The motor then goes through a series of movements (at various speeds) to wash the clothes.

(Precise set of movements depends on wash pgm)

10. At end of wash cycle, motor is stopped.
11. Pump is switched on to drain the drum.
12. When drum is empty, pump switched off.
13. door lock released.
14. during operation, various LEDs are used to indicate when system is in its wash mode.



This can be represented by one of the state models of computation

Q1b)

Hardware software codesign
→ Increasing competition in market and reduces time to market lead to a novel approach for embedded system design in which h/w & s/w are codveloped instead of independently developing both in the traditional approach.

Steps

1. Product requirements captured from customer
2. requirements converted to system level needs
3. sys. level processing requirements transferred to function which can be tested against performance & functionality
4. Architecture design.
- sys. level processing requirements partitioned in h/w or s/w based on h/w - s/w tradeoffs.

Issues in h/w - s/w codesign.

1. Selecting the model.
The model requirement may change with each phase of development which might require switching b/w variety of models.

2. Selecting the architecture.
how to implement a system in terms of number and types of different components and interconnect among them.

commonly used architectures in sys. design.

- | | | |
|--|--|---|
| Application specific
general purpose
parallel processing | [| Controller architecture. |
| | | Dataflow architecture. |
| | | Complex instruction set computing architecture (CISC) |
| | | Reduced " " " " (RISC) |
| [| Very long instruction word computing (VLIW). | |
| | SIMD | |
| | MIMD etc. | |

3. Selecting the language.


- A PL captures a computational model & maps it into an architecture.
- It can be procedural, object oriented etc
- A model can be captured using multiple languages or a single language concealing many models
→ no hard & fast rule to specify which language to be used for a model.
- eg. C, C++, C#, Java, VHDL, Verilog, ...

4. Partitioning system requirements into s/w & h/w
- From implementation perspective, it's possible to implement sys. requirements in either h/w or s/w (firmware). It's tough to figure which one is apt to due to several s/w - h/w tradeoffs like high performance of h/w vs high reconfigurability of s/w.

Q 2 a) External ROM interfacing to 8051 as data memory


8051 has
216 = 128 K bytes
of byte addressable
address space

74LS373
contains an array
of D flip-flops
clocked by ALE.




- (8 bit)
- Databus & lower byte of control bus (16 bit) are multiplexed using Address Latch Enable ALE signal.
- ALE = 0 ~ P0 is used for data path
- ALE = 1 ~ P0 is used for control path.
- 74LS373 chip latches the address as ALE goes 0 & provides it to A0-A7 while ADO to AD7 specialises as data-bus path.
- All A13 to A15 are ANDed to achieve chip enable signal (CE).
- Control signal RD (read) when enabled, the chip outputs data at address (A0 to A12) to (D0 to D7) due to output enable (OE).

b) External ROM interfacing to 8051 as program memory



- PSEN (Program store enable) signal is an o/p signal in 8051 which is connected to OE (output enable) pin of ROM catering program code.
- when EA pin is connected to GND (ground), 8051 fetches opcode from external ROM using PSEN irrespective of on-chip ROM.

c) Extend ROM interfacing to 8051 as both data memory and program memory.



- To allow a single ROM chip to provide both code & data space, we use an AND gate to generate the OE pin of ROM chip.
eg. 0000 - 7FFFH can be allocated to program code
8000 - FFFFH can be used for data.
- When RD or PSEN is enabled it means 8051 wants to access data or code on address provided on A0 to A15. Hence $\overline{RD} \cdot \overline{PSEN}$ is connected to output enable of ROM.

Q 2 b) Mechanism is 8052 to resolve collision between upper memory & SFRs.

1. To address upper memory from 80-FFH, only indirect addressing mode is used which uses R0 & R1 registers as pointers with values of 80H or higher.

eg MOV @R0, A
MOV @R1, A

2. The same address space 80-FFH is assigned to SFRs which can be accessed only using direct addressing mode

eg MOV 90H, #55H
= P1.

∴ The addressing mode resolves the conflict of same memory address space assigned to both upper RAM & SFRs in 8052

A program to copy a message from on-chip ROM to address space upper memory & also showing each copied byte to P2.

```
ORG 0000H
MOV DPTR, #MESSAGE . // to access upper memory
MOV R1, #80H .
HERE: CLR A .
      MOVC A, @A+DPTR // copy code from ROM to acc
      MOV @R1, A . // place it in upper memory
      MOV P2, A . // Also move a copy to P2
      JZ EXIT // exit if it's the last byte
      INC DPTR // increment ptr of message
      INC R1 // increment ptr R1 in upper mem
      SJMP HERE // repeat until last byte of message (which is 6)
EXIT: SJMP $ . // stay here when finished

ORG 300H.
MESSAGE: DB "YASH VINAYVANSHI", 0
END
```

Q 3 a)

Approach :

convert Binary (Hexadecimal) Number to decimal no. and then convert decimal number to its ASCII value.

```
RAM-ADDR EQU 40H
ASCII-RES EQU 50H
CNT EQU 3
```

} Aliases :

```
ORG 0
ACALL BIN-TO-DEC
ACALL DEC-TO-ASCII
SJMP $
```

// main funcn
// call binary to dec. conversion
// call dec. to ASCII conversion

```
BIN-TO-DEC : MOV R0, #RAM-ADDR
```

(converting binary (HEX) to decimal 00-FF to 000-255)

```
MOV A, P1
MOV B, #10.
DIV AB
MOV @R0, B
INC R0
MOV B, #10
DIV AB.
MOV @R0, B
INC R0
MOV @R0, A
RET.
```

// save decimal digits in these 3 RAM locations
// read data from Port 1.
// B = (10)_D or (0A)_H.
// divide A by B ie 10.
// save ones digit in 40H
// increment ptr
// B = (10)_D or (0A)_H.
// divide A by B ie 10.
// save tens digit in 41H.
// increment pointer
// save hundredths digit in
// return to main

```
DEC-TO-ASCII : MOV R0, #RAM-ADDR.
```

(convert DEC digits to displayable ASCII digits)

```
MOV R1, #ASCII-RES
MOV R2, #3
BACK : MOV A, @R0
ORL A, #30H.
MOV @R1, A
INC R0
INC R1
DJNZ R2, BACK.
RET.
```

// addr of decimal No.
// addr of ASCII No.
// Max. no. of decimal digits in 8 bit binary no = 3. (0b)
// get decimal no. digit
// OR it with 30H to get ASCII of decimal digit
// save it
// next digit of decimal no
// next digit of ASCII equivalent
// repeat until MSD of decimal no. is converted to ASCII equivalent

END.

Illustration

(10101010)_B

(AA)_H or (170)_D.

Integer Arithmetic
∴ floor.

170/10 = 17, 170%10 = 0
17/10 = 1, 17%10 = 7

40H	0
41H	7
42H	1

50H	48
51H	55
52H	49

ASCII digits in RAM.

OR 30H
need digit

extracts decimal digits in RAM

Q3 b)

MOV A, #OFFH.

MOV P1, A

MOV RO, #40H.

MOV R1, #0AH

HERE: MOV A, P1

MOV @RO, A

INC RO

ACALL DELAY

DJNZ R1, HERE

// Note P1 on i/p port by sending all 1s i.e FFH

// Addr. where i/p is to be stored
// counter init to 10.

// get input from port 1 into acc.
// move data from acc. to RAM.
// increment pointer

// Assuming Synchronous input
take next input after delay
covered by function DELAY.
// Do it 10 times.

SETB PSW.3

MOV RO, #40H.

CLR PSW.3

MOV RO, #90H

MOV R1, #0H.

// switch to bank 1
// RO of bank 1 is ptr to i/p data in MM

// switch to bank 0
// set RO of bank 0 as ptr to locn 90H
// set R1 of bank 0 as ptr to locn 90H

HERE: SETB PSW.3.

MOV A, @RO

CJNE A, #75, NEXT.

MOV P2, A

INC RO
SJMP HERE.

// switch to bank 1
// set ptr to input

// jump if A ≠ 75.
// send 75 to P2 (Def. output)
// increment RO ptr
// repeat instruction.

NEXT: JNC NEXT1.

CLR PSW.3

MOV @RO, A.

INC RO.

SJMP HERE

// if A < 75
// switch to bank 0
// store number < 75 at RO of bank 0
// increment RO
// repeat instruction

NEXT1: CLR PSW.3

MOV @R1, A.


INC R1.

SJMP HERE

// if A > 75 switch to bank 0
// store number > 75 at R1 of bank 0
// increment R1
// repeat instruction.


Illustration

Step 1



Read inputs from P1
store them starting from
locn 40H in MM after
DELAY in b/w each

Step 2



Q4a)

Timer's clock period

$$f = \frac{1}{12} \times 22\text{MHz} \approx 1.833\text{MHz}$$

$$T = 1/1.833\text{MHz} \approx 0.546\text{ }\mu\text{s}$$

Timer initialization for 50 ms delay

$$\frac{50\text{ms}}{1.085\text{ }\mu\text{s}} = 46083. \rightarrow \text{using Mode 1}$$

$$65536 - 46083 = 19453 = (\text{4BFD})_{\text{H}}$$

Timer initialization for 40ms delay

$$\frac{40\text{ms}}{1.085\text{ }\mu\text{s}} = 36866$$

$$65536 - 36866 = 28670 = (\text{6FFE})_{\text{H}}$$

Timer initialization for 15 ms.

$$\frac{15\text{ms}}{1.085\text{ }\mu\text{s}} = 13825$$

$$65536 - 13825 = 51711 = (\text{C9FF})_{\text{H}}$$

MOV TMOD, #01H.

CLR P1.5.

HERE: MOV TLO, #FDH

MOV TH0, #4BH.

ACALL DELAY

ACALL DELAY

MOV TLO, #FEH

MOV TH0, #6FH.

ACALL DELAY

ACALL DELAY

HERE1: MOV R0, #04H.

MOV TLO, FFH

MOV TH0, C9H

ACALL DELAY

ACALL DELAY

DJNZ R0, HERE1

JMP HERE

DELAY: CPL P1.5

SETB TR0

AGAIN: JNB TFO, AGAIN

CLR TR0

CLR TFO.

RET.

// timer 0 Mode 1 (16 bit).

// waveform starts from low

] Initialize TLO, TH0 with values
required for timer to create delay of 50ms

] on

] off.

] Initialize TLO, TH0 with values
required for timer to create delay of 40ms

] on

] off.

// Initialize counter to 4.

] Initialize TLO, TH0 with values
required for timer to create delay of 15ms

] on

] off

// repeat until counter of 4 exhausted


// continue whole process again.

// invert P1.5.

// start timer 0.

// timer 0 runs

Q4 b)



```
MOV TMOD, # 00000101B // counter0 Mode 1 .
SETB P3.4 // Make T0 input .

AGAIN : MOV TH0, #00H
        MOV TLO, #00H
        SETB TR0
        ] class : TH0, TLO
        // start counter 0 .
        // get copy of TLO
        // (lower byte of current count)
        MOV A, TLO // display on P0
        MOV P0, A // get copy of TH0
        MOV A, TH0 // (upper byte of current count)
        MOV P1, A // display on P1 .
        JNB TFO, BACK // keep doing till TF = 0
        CLR TR0 // stop counter 0
        CLR TFO // clear TFO flag .
        SJMP AGAIN // reset the timer back
        // to 0000H & start again .
```

Assuming XTAL = 22MHz which is very large than external pulse frequency of 1Hz, therefore the body of program will be executed safely within the next 1Hz pulse comes and therefore, the pulses will be counted correctly .

Q5 a) Assuming square wave is of 1 kHz, XTAL = 11.0592 MHz
 Assuming baud rate is 4800 bps.

$$f = 1 \text{ kHz} \rightarrow T = \frac{1}{1 \text{ kHz}} = 1 \text{ ms} \rightarrow \frac{T}{2} = \frac{1 \text{ ms}}{2} = 500 \mu\text{s}$$

$$\# \text{ cycles} = \frac{500 \mu\text{s}}{1.085} = 461 \rightarrow 65536 - 461 = 65075 = (\text{FE33})_{\text{H}}$$

```
ORG 0000H
LJMP MAIN
ORG 000BH
CPL P1.2 LJMP WAVE // jump to interrupt service routine
MOV TLO, #033H // for square wave.
MOV TH0, #FEH
RETI.
```

```
ORG 0003H
LJMP LED. // jump to ISR for LED activity
// as given in question.
```

```
ORG 0023H
LJMP SERIAL // jump to serial interrupt ISR.
```

```
ORG 0030H
MAIN: MOV P2, #0FFH // Make P1 input port
MOV TMOD, #21H // timer 1 mode 2 (auto reload)
MOV TH1, #0F5H // timer 0 mode 1 (for sq wave)
MOV TLO, #033H // 4800 baud rate
MOV TH0, #0FEH ] initialize TLO, TH0 for timer 0 used
// in generating 1 kHz sq. wave.
```

```
MOV SCON, #50H // 8 bit, 1 stop, ren inales
MOV IE, 10010011B // enable serial port interrupt, timer 0 overflow
SETB TR1. // enable interrupt, extend interrupt 0.
SETB TR0 // start timer 1
```

```
HERE: MOV A, P2 // start timer 0 to generate square wave
MOV SBUF, A // take data from P2 into Acc.
SJMP HERE // put data from acc to SBUF to start
// sending it serially
// continue sending serially.
```

```
ORG 100
LED: CLR P0. // clear when INTO activated: clear Port P0
MOV R0, #255 // for delay
BACK: DJNZ R0 BACK // exhaust R0
MOV P0, 0FFH // restore P0 to high.
RETI
```

```
SERIAL: JB TI NEXT // if transfer complete.
MOV A, SBUF // debounce due to receive
CLR RI // clear RI since CPU doesn't return from ISR
RETI // if transfer complete, clear TI flag.
```

```
NEXT: CLR TI // return & enable interrupts of equal or low
RETI. // priority interrupts than this interrupt.
```

```
WAVE: CPL P1.2. // generate next pulse of square wave.
MOV TLO, #033H. ] reinitialize TH0 & TLO for timer 0
MOV TH0, #FEH // for 1 kHz pulse's delay.
RETI
```

Q5 b)

```
ORG 0000H
MOV TMOD, #22H
MOV SCON, #50H
MOV TH1, #-3
MOV TH0, #00H
SETB TR1
MOV A, #00H
CLR P1.2

BACK: SETB TRO
AGAIN: JNB TFO, AGAIN
      CPL A
      CPL P1.2
      MOV SBUF, A
      CLR TRO
      CLR TFO
      HERE: JNB TI, HERE
           CLR TI
           SJMP BACK
```

// timer 0 & timer 1 both in Mod

// set Baud rate to 19200

// to run for 256 times

// start timer 1

// A = 00H

// P1.2 = 0

// start timer 0

// wait for timer 0 to complete one cycle

// complement A

// complement P1.2 for 87. none gen

// transfer content of A to SBUF
so that it can be transferred serially

// stop timer 0

// clear TFO flag

// wait until TI flag indicates complete transfer of SBUF

// clear TI

// continue