



NAME : YASH VINAYVANSHI

PROGRAM : B. TECH (COMPUTER ENGINEERING)
NAME

SEMESTER : 6

EXAMINATION ROLL. NO. : 19BCS081

UNIQUE PAPER CODE : CEN - 604

PAPER TITLE : EMBEDDED SYSTEM

NO. OF PAGES :

DATE OF EXAM : 04/06/2022

TIME OF EXAM : 10AM - 1PM.



A1a (i)

General Purpose Computing System (or Personal Computer)

1. A system which is a combination of a generic hardware and a general purpose OS for executing a variety of Applications.
2. Contains a General purpose operating system (GPOS).
3. Applications are Alterable (programmable) by the user (its possible for the end user to re-install OS, and also add or remove user application).
4. Performance is the key deciding factor in the selection of system. Always Faster is Better.
5. Less/Not at all tailored towards reduces operating power requirements.
6. Response requirements are not time critical.
7. Need not be deterministic in execution behavior.

Embedded System


1. A system which is a combination of sp. purpose hardware & embedded OS for executing a specific set of Applications.
2. May or may not contain an OS for functioning.
3. The firmware of the embedded system is preprogrammed and it is not alterable by the end user (there may be exceptions for system supporting OS kernel image flashing through special hardware settings).
4. Application specific requirements (like performance, power requirements, memory, usage etc) are the key deciding factors.
5. Highly tailored to take advantage of the power saving modes supported by the h/w & the OS.
6. For certain category of embedded systems like mission critical systems, the response time requirement is highly critical.
7. Execn behaviour can be deterministic for certain kinds of ES like real time systems.

Q1 a (ii)

A watchdog timer is used to monitor the firmware execution and reset the system processor/microcontroller when the program execution hangs up.

A watchdog timer increments or decrements a free running counter with each clock pulse and generates a reset signal to reset signal to reset the processor if the count reaches highest value or 0 value in upcounting or downcounting watchdog timer.

if watchdog counter is enabled, the firmware can write a 0 to it before starting the execution of a piece of code (which is susceptible to hang up) and watchdog will start counting, if firmware execution doesn't complete due to malfunctioning, within the time required by watchdog to reach maximum count, the watchdog will generate a reset pulse which'll reset the processor.



Q1 b)


Scenario 1: General purpose processor.

$$NRE = ₹ 5000$$

$$\text{unit cost} = ₹ 30.$$

$$\text{Time to market} = 15 \text{ Months} \quad (120 - 15 = 105 \text{ months of market window remaining})$$

$$\begin{aligned} \text{Revenue} &= \frac{1}{2} \times \text{base} \times \text{height} \\ &= \frac{1}{2} \times 120 \times 125,000 \text{ ₹/month} \\ &= ₹ 75,00,000 \end{aligned}$$



$$\begin{aligned} \text{Fraction revenue lost} &= \frac{(D \times (3W - D))}{2W^2} \\ &= \frac{(15 \times (3 \times 60 - 15))}{(2 \times 60^2)} \\ &= \frac{15 \times 165}{2 \times 3600} = \boxed{0.34375} \end{aligned}$$

$$\text{Total Profit} = \left[\frac{\text{Revenue} \times (1 - \text{frac rev. lost}) - NRE}{\text{unit cost} + \phi} \right] \times 5$$

assuming No cost added for profit.

$$= \left(\frac{75,00,000 \times (1 - 0.3438) - 5000}{-30} \right) \times 5$$

$$= \left(\frac{49,218,75 - 5000}{30} \right) \times 5$$

$$= \boxed{₹ 8,19,479}$$

Scenario 2: Special purpose processor.

$$NRE = ₹ 20000$$

$$\text{unit cost} = ₹ 10$$

$$\text{Time to market} = ₹ 30 \quad (120 - 30 = 90 \text{ months of market window remaining})$$

Revenue: Already calculated above.

$$\begin{aligned} \text{Fraction revenue lost} &= \frac{(D \times (3W - D))}{2W^2} \\ &= \frac{(30 \times (3 \times 60 - 30))}{2 \times 60^2} \\ &= \frac{30 \times 150}{2 \times 3600} = \boxed{0.625} \end{aligned}$$

$$\begin{aligned} \text{Total Profit} &= \left(\frac{7500000 \times (1 - 0.625) - 20000}{\text{unit cost } 10 + 0} \right) \times 5 \\ &= \boxed{\pounds 1396,250} \end{aligned}$$

Although time to market is SP is more as well as NRE is high than QP, the unit cost compensates more and net profit in special purpose system is higher.



Q2a)

```
ORG 0.
MOV DPTR, #1000H
MOV R0, #0AH.
MOV R1, #20H
MOV R2, #00H.
```

// counter for 10 words
 // R1 R2
 // 20 00 H

```
HERE: MOV A, @DPTR.
MOV B, #02H.
DIV AB.
MOV R3, B.
CJNE R3, #0H, ODD.
ACALL STOREEVEN.
DJNZ R0, HERE.
```

// fresh to store even no.

```
ODD: INC A
ACALL STOREEVEN
DJNZ R0, HERE
```

// increment A to make it even

```
STOREEVEN: MOV R4, DPH.
MOV R5, DPL
MOV DPH, R1.
MOV DPL, R2.
```

// store copy of DPTR in R4, R

// put copy of DPTR in 2000 +
 series from R1 R2 into it

```
MOVX @DPTR, A.
INC DPTR.
MOV R1, DPH
MOV R2, DPL
MOV DPH, R4
MOV DPL, R5
INC DPTR.
```

// store at position 2000.
 // increment DPTR

} restore DPTR in 1000 +
 series.

→ stacks can also be used to store copies of DPTR,
 - and use it point external memory in multiple places.



Q 2b) 8051 can support only 64K bytes of external data memory since DPTR is 16 bit in size ($2^{16} = 64K$).

To connect more than 64K i.e. 256K external memory, we connect A0 to A15 of 8051 directly to external memory's A0 - A15 pins and use some of the P1 pins to access the 64K bytes blocks inside the single 256K X 8 Memory chip

The 256K X 8 NV-RAM has 18 address pins (A0 to A17) and 8 data lines. A0 to A15 go directly to mem chip while A16 & A17 are controlled by P1.0 & P1.1 respectively. Also, the chip select of external RAM is connects to P1.2 of 8051


Chip select P1.2	A17 P1.1	A16 P1.0	Block addr space
0	0	0	00000H - 0FFFFH
0	0	1	10000H - 1FFFFH
0	1	0	20000H - 2FFFFH
0	1	1	30000H - 3FFFFH
1	X	X	external RAM disabled

∴ To access the 20000H - 2FFFFH address space we've to write following asm.

```
CLR P1.2
MOV DPTR, #0
CLR P1.0
SETB P1.1
MOV A, SBUF
MOVX @DPTR, A
INC DPTR
```

```
// enable external RAM
// start of 64K mem block
// A16 = 0
// A17 = 1 for 20000H block
// get data from serial port
// save data in block 20000H
// addr
// next loop
```

Memory with 256K x 8
 256K x 8 Data NVRAM
 256K x 8 Data NVRAM
 256K x 8 Data NVRAM





```
Q3 b) ORG 0000.
      MOV DPTR, #200H.
      MOV R0, #64H.
      MOV R1, #00H.
```

// base address of data in ROM
 // count with (100)₁₀
 // count to keep count of
 // nos within range.

```
HERE: CLR A
      MOV C A, @A+DPTR
      CJNE A, R2, NEXT.
      INCR1
      JMP OUT
```

// A ≠ R2.
 // A = R2 → inc

```
NEXT : JNC OUT.
      CJNE A, R3, NEXT1
      INCR1
      JMP OUT.
```

// A < R2.
 // A > R2 & A ≠ R3.
 // A > R2 & A = R3.

```
NEXT1: JC OUT
      INCR1
      JMP OUT.
```

// A > R2 & A > R3.
 // A > R2 & A < R3.

```
OUT : INC DPTR.
      DJNZ R0, HERE
      MOV A, R1
      MOV P2, A.
```

// point to next address
 // until 100 bytes exhausted.
 // copy count into A.
 // also count on P2

The program increments count when

$$\text{lower limit (content of R2)} \leq \text{current byte} \leq \text{upper limit (content of R3)}$$



Q4a) Timer's clock period
 $f = \frac{1}{12} \times 22 \text{ MHz} \approx 1.833 \text{ MHz}$
 $T = \frac{1}{1.833 \text{ MHz}} \approx 0.546 \mu\text{s}$

HCF(40ms, 30ms, 15ms) = 5ms

Timer initializⁿ for 5ms delay

$$\frac{5 \text{ ms}}{0.546 \mu\text{s}} \approx 9158$$

$$65536 - 9158 = 56378 = \boxed{\text{DC3AH}}$$

Approach.

- To generate 40ms delay we're to generate 5ms delay 8 times
- Similarly for 30 & 15ms we're to generate 5ms delay 6 & 3 times respectively.
- we write a function which generates 5ms delay the no. of times as stored in R0.

```

MOV TMOD, #01H           // timer 0 Mode 1 (16 bit)
CLR P1.5                 // waveform starts from low
HERE: MOV R0, #08H        // init R0 to 8
      ACALL DELAY         // run 5ms delay for 8 times then DELAY
      MOV R0, #08H        // init R0 to 8
      ACALL DELAY         // run 5ms delay for 8 times
      MOV R0, #06H        // init R0 to 6
      ACALL DELAY         // run 5ms delay for 6 times
      MOV R0, #06H        // "
      ACALL DELAY         // "
      // initialise R1 to 4 as 4 pulses to generate
      MOV R1, #04H        // init R0 to 3
      MOV R0, #03H        // run 5ms for 3 times = 15ms delay
      ACALL DELAY         // "
      MOV R0, #03H        // "
      ACALL DELAY         // "
      DJNZ R1, HERE1      // repeat until counter of 4 exhausts
      JMP HERE            // continue whole process again

HERE1: MOV R0, #04H
      MOV R0, #03H
      ACALL DELAY
      MOV R0, #03H
      ACALL DELAY
      DJNZ R1, HERE1
      JMP HERE

DELAY: CPL P1.5
HERE2: MOV TLO, #3AH
      MOV TH0, #DCH
      SETB TRO
AGAIN: JNB TFO, AGAIN
      CLR TRO
      CLR TFO
      // invert P1.5
      // initialise timer 0 for 5ms delay
      // start timer 0
      // wait until timer 0 exhausts
      // stop timer 0
      // clear TF flag
      // do it R0 no. of times, return
  
```



Q5 a) (i)

$X_{TAL} = 22\text{MHz}$
 \therefore Timer's clk period = $0.546\mu\text{s}$
 To use: timer 1, mode 1 (16 bit).
 No. of clock cycles for 0.25sec exceed 65536 .
 250ms .
 Approach is to generate 25ms delay 10 times.
 Timer initialization for 25ms .

$$\frac{25\text{ms}}{0.546\mu\text{s}} = 45787$$

$$65536 - 45787 = 19749 = (4D25)\text{H}$$

(ii)

To generate baudrate of 9800bps
 We use timer 0 in mode 2.

$$\frac{22\text{MHz}}{12 \times 32} = 57292\text{Hz} \approx 57600\text{Hz}$$

$$\frac{57600}{6} = 9600$$

(iii)

P3.2 \equiv INTO
 P3.3 \equiv INT 1

6 ← -6 or FAH

```
ORG 0000H
IJMP MAIN
```

// jump to ISR to blink led P3.0.

```
ORG 0003H
IJMP LED1
```

// jump to ISR to blink led P3.1.

```
ORG 000BH
IJMP LED2
```

// jump to ISR to complement or toggle bit P3.1 & resturn time of 0.25ms

```
ORG 001BH
IJMP WAVE
```

// jump to ISR for serial com.

```
ORG 0023H
IJMP SERIAL
```

```
ORG 0030H
```

```
MAIN: MOV P2, #0FFH
```

// Make P2 an input port.

```
MOV TMOD, #00010010
```

// timer 1 mode 1 timer 0 mode 2

```
MOV TH0, #0FAH
```

// baudrate = 9800 bps

```
MOV TH1, #4DH
```

// Init timer 1 for generate 25ms delay.

```
MOV TL1, #25H
```

// to run 25ms delay 10 times

```
MOV R3, #0AH
```

// 8 bit, 1 stop, REN enabled.

```
MOV SCON, #50H
```

// INP, INT, T1, RI/TI interrupts

```
MOV IE, 10011101
```

// start timer 0

```
SETB TRO
```

// start timer 1.

```
SETB TR1
```

// transfer input data from P2 to A

```
HERE: MOV A, P2
```

// give a copy to P3

```
MOV P1, A
```

// give a copy to SBUF to start serial sending

```
MOV SBUF, A
```

// continuously

```
SJMP HERE
```

ORG 100.

```
LED1: SETB P3.0
      MOV R0, #255.
BACK : DJNZ R0, BACK
      CLR P3.0.
      RETI.
```

```
LED2 : SETB P3.1
      MOV R1, #255.
BACK : DJNZ R1, BACK
      CLR P3.1
      RETI
```

```
SERIAL: JB TI NEXT
        MOV A, SBUF
        CLR RI.
        RETI.
NEXT : CLR TI.
        RETI.
```

```
WAVE : MOV R3, #255
        JNZ R3, HERE2
        CPL P2.1.
        MOV R3, #DAH
        OR R3, #DAH
```

```
HERE2 : MOV TH1, #4DH
        MOV TL1, #25H.
        CLR TR1
        CLR TF1.
        DECR3
        SETB TR1
        RETI.
```

END.

```
// turn LED at P3.0 on
// wait for 255 x 0.546 us
// turn off LED at P3.0.
// return
```

Similar for LED at pin P3.1

```
// if transfer complete
// optimise due to receive
// clear RI since CPU doesn't return from ISR
// if traffic complete, clear FI flag
// return & enable interrupts of equal or low priorities than this interrupt
```

```
// check if R3 is exhausted i.e. time for 25 us run 10 times
// if yes, toggle pin 2.1 as delay of 250 us accumulates
// service R3 with value 10.
```

```
// initialise timer 1 for 25 us delay
// stop timer 1
// clear TF FLAG.
// Time run once more → decrease R3
// start timer 1 again
// return
// end.
```



Q5b)

```
MOV TMOD, #20H.
MOV TH1, -6
MOV SCON, #50H.
MOV R0, #90H
MOV R1, #0AH.
MOV A, #0C4H.
```

```
SETB A.0.
MOV #0C4H, A ; // Enable access to 1KB SRAM.
MOV DPTR, #200H.
SETB TR1.
```

```
HERE: JNB R3, HERE
MOV A, SBUF.
MOV B, A.
RLC A
JC NEG
MOV A, B.
MOV @R0, A
INC R0.
JMP NEXT
```

```
NEG: MOV A, B
MOVX @DPTR, A
INC DPTR.
```

```
NEXT: CLR R3.
DJNZ R3, HERE.
```

// timer 1 mode 2.
 // 4800 baud rate XTAL = 11.053MHz
 // 8 bit, 1 stop, REN enabled
 // R0 is ptr to internal RAM
 // R1 is counter of bytes.

// DPTR is ptr to SRAM.
 // start timer 1.

// wait for byte to come in
 // store byte in A
 // store cont in A.

// Rotate left with carry A
 // if MSB = 1 no. is -ive
 // if no. positive restore it to 0
 // Move it to RAM
 // increment R0
 // continue.

// if no. is -ive, restore it in A
 // store it in SRAM
 // increment DPTR
 // get ready to receive next byte
 // do it 10 times.